asic design protection against reverse engineering during the fabrication process using automatic netlist obfuscation design flow

fab-less business model in semiconductor industry has led to serious concerns about trustworthy hardware. in untrusted foundries and manufacturing companies, submitted layout may be analyzed and reverse engineered to steal the information of a design or insert malicious trojans. understanding the netlist topology is the ultimate goal of the reverse engineering process. in this paper, we propose a netlist encryption mechanism to hide the interconnect topology inside an ic. moreover, new special standard cells (wire scrambling cells) are designed to play the role of netlist encryption. furthermore, a design ow is proposed to insert the ws-cells inside the netlist with the aim of maximum obfuscation and minimum overhead. it is worth noting that this mechanism is fully automated with no need to detail information of the functionality and structure of the design. our proposed mechanism is implemented in an academic physical design framework (educad). experimental results show that reverse engineering can be hindered considerably in cost of negligible overheads by 23% in area, 3.25% in delay and 14.5% in total wire length. reverse engineering is evaluated by brute-force attack, and the learned information is 0% and the hamming distance is approximately 50%.